Quantum-dot Cellular Automata (QCA) is one of the most important computing technologies for the future and will be the alternative candidate for current CMOS technology. QCA is attracting a lot of researchers due to many features such as high speed, small size, and low power consumption. QCA has two main building blocks (majority gate and inverter) used for design any Boolean function. QCA also has an inherent capability that used to design many important gates such as XOR and Multiplexer in optimal form without following any Boolean function. This paper presents a novel design 2:1 QCA-Multiplexer in two forms. The proposed design is very simple, highly efficient and can be used to produce many logical functions. The proposed design output comes from the inherent capabilities of quantum technology. New 4:1 QCA-Multiplexer has been built using the proposed structure. The output waveforms showed the wonderful performance of the proposed design in terms of the number of cells, area, and latency.
INTRODUCTION
In recent years, there have been many studies to replace CMOS technology that currently used in Integrated Circuits (ICs) with an alternative because of many reasons such as the power consumption and inability to continue following Moore's law [1] , which states the number of transistors in a single chip. So, searching for alternatives became a priority for the researchers. QCA technology has many amazing features such as high speed, low complexity, and small size compared with traditional CMOS. Quantum cell is the basic building block in QCA circuits, each cell has four quantum dots injected with two electrons moving between those dots [2] . QCA uses the arrangement of intracellular electrons for binary representation instead of voltage level, so there is flow of current in this technique [3] [4] [5] . Many efforts have been made to implement the crucial components in logic circuits such as XOR [6] [7] [8] [9] [10] [11] and multiplexer [12] [13] [14] [15] [16] [17] [18] using this nanotechnology. The multiplexer (MUX) was extensively utilized to implement many digital circuits such as RAM cells and ALU. The reliability of QCA circuit got the attention in [19] . This paper presents a novel structure 2:1 QCA-MUX. The proposed design has many enhancements in terms of area, latency, and complexity. The 4:1 multiplexer is carried out using the proposed structure.
Quantum cell is the brick in QCA circuits. Every cell, Square-formed, have four quantum dots. Two electrons are injected into each cell and these electrons have the ability to move between points so that they settle in a diagonal position because of the columbic repulsion dependence on driver cell [20] . Figure 1 illustrates cell polarization. Binary numbers 1 and 0 can be represented with the two polarizations of cell P = +1 and P= -1 respectively. QCA wire and logical functions can be implemented by forming a group of cells in an array. QCA wire is used to carry out the binary data transformation from the input cell to the output. Since the wire in the QCA consists of an array of cells, the binary data will be transferred to the output cell according to the principle of electronic repulsion [21] . The QCA wire is presented in two configurations; normal and rotated, as explained in Figure 2 . To achieve coplanar wire crossing, the rotated wire is required or use another approach which introduced in [22] since there are other technique uses multi-layer but it is not promises for physical implementation. The main logic gates AND and OR can be performed utilizing the QCA universal gate (majority gate) by setting one of the inputs to 0 and 1 respectively. Majority gate is dominant in the QCA world with several studies focusing on it such as [23] [24] [25] [26] [27] . Two configurations of the majority gate are introduced in QCA as illustrated in Figure 3 [28] . The formula of the majority gate is given by 1.
M(A,B,C)=AB+BC+AC
(1)
Figure 3. Majority gate forms
Generally, inverter with majority gate represents the fundamental blocks in QCA circuits, three forms of inverter were introduced in QCA as shown in Figure 4 . To ensure data flow from input to output and to ensure cells synchronization, the clock is applied to all cells [20] . The barriers between the dots inside the cells are controlled by the clocking signal so that the cell is unpolarized as long as the clock is low. When the clock goes high, each cell gets polarized after the electrons move to the dots which need the lowest energy depending on the driver cell. Clock signal consists of four phases to guarantee adiabatic cell switching, (switch, hold, release and relax). QCA circuit can be divided into 4 zones where every zone comprises four phases as illustrated in Figure 5 [29] .
Figure 5. QCA Clock signal
Multiplexer circuit takes information from 2n lines where at each time one of the inputs send to the output depending on selector signals [13] . Table 1 shows the 2:1 multiplexer truth table. If S is 0 then the value of I0 goes to the output and if S is 1 then the value of I1 goes to the output. The output equation of multiplexer is given in 2. Figure 6 . shows the previously proposed designs of 2:1 MUX. The first three structures consist of 2-input AND gates, 2-input OR gate and inverter as the schematic diagram is shown in Figure 7 . [3] while the last structure uses the inherent capabilities of QCA to get the output. The design in 
The Proposed Circuits
This section divided into two parts, the first part presents tow new structures of 2:1 Multiplexer, that can be interchanged depending on the circuit requirements, and in the second part new 4:1 multiplexer is implemented using the unique structure which was proposed in the first part.
Proposed 2:1 Multiplexer
The schematic of the multiplexer and the layouts of the proposed two circuits are shown in Figure 8 . Table 2 . The Out equal to I0 when S0S1=00, when S0S1=01 the Out =I1 however, the Out equal to I2 and I3 if S0S1 equal to 10 and 11 respectively. The 4:1 Multiplexer constructed of three 2:1 multiplexer and the formula of this multiplexer is given in 3. Figure 9 shows the schematic and structure layout of the proposed 4:1 multiplexer. 3 Figure 10 shows the simulation result of the proposed 2:1 QCA-MUX. The output waveforms proved that they were identical to what is expected without delay because input and output are in the same clock zone. The proposed unique 2:1 multiplexer uses 0.01 µm 2 and consists of 11 cells with 1 clock zone latency. The result of the simulation for the second proposed structure, 4:1 multiplexer, is illustrated in Figure 11 . This QCA circuit consists of 37 cells with 0.03 µm 2 and 3 clock zone latency. This result is extremely distinguished in QCA multiplexer designs. 
RESULTS AND DISCUSSION
This section shows the performance of the proposed circuits by comparing the result with previous designs. Table 3 illustrate the comparison result for the first MUX, 2:1 multiplexer, proposed with existing counterparts. While the comparison results of the second proposed gate, 4:1 multiplexer, is shown in Table 4 . The power dissipation of the above circuits including the two layouts of the proposed multiplexer can be estimated using QCAPro tool. This tool capable of dealing with a large number of cells because it utilizes a fast approximation-based technique and it can expect non-adiabatic switching power losses with polarization error in QCA circuit. In this work, the value of temperature 2k has been taken in QCAPro parameter. The comparative analysis of dissipated power at different levels of tunneling energy (0.5Ek, 1Ek, and 1.5Ek) for 2:1 Multiplexer are shown in Table 5 . The maps of dissipated power for the presented circuits with (0.5Ek) tunneling energy are illustrated in Figure 12 . Figure 12 . Dissipated power maps for multiplexer presented (a) in [30] , (b) in [31] , (c) in [32] , (d) in [13] , (e) proposed layout 1, (f) proposed layout 2 
CONCLUSION
This paper proposes a novel highly efficient two forms singular 2:1 QCA-MUX circuit simulated by QCADesigner tool. The proposed gate does not follow any logical functions. It is derived from the inherent capabilities of quantum technology to give the correct output. A new structure of 4:1 multiplexer has been designed with coherence vector engine using the proposed 2:1 multiplexer. The unique feature for the 4:1 multiplexer is that it was done without any crossover. The proposed designs prove that it has less complexity as well as being cost effective compared to the typical multiplexers. The simulation results obtained from the QCADesigner tool show that the structures presented in this work show an improvement in terms of area, delay and cell count putting in mind that all inputs and outputs are in the circuit terminals which gives real single layer design without wire crossing.
